RING0operating systems, made visible

01 / CPU SCHEDULERWho gets the CPU?

Six scheduling policies on one workload. Scrub the timeline to see every dispatch, preemption and context switch, and why it happened.

01

Workload

NameArrBurstsPri
Bursts alternate CPU · I/O · CPU
◆

Algorithm

Each process gets a fixed time slice, then goes to the back of the queue. Good response time; the quantum is the whole game.

≡

Compare

Run the same workload through up to two more algorithms. All timelines share one clock.

02

Timeline

runningreadyI/Oswitch
CPUP1P1: t 0–2P1P1: t 0–2P2P3P40123456789101112131415161718192021220
03

Queues · RR (q=2)

CPUP15 left
Ready
empty
I/O
—
Done
—
04

Metrics

Avg waiting
8.75
Avg turnaround
15.50
Avg response
1.75
CPU utilization
100%
Throughput
1.82
per 10 ticks
Context switches
11
Per-process results
ProcArrDoneTurnWaitResp
P102020100
P21111071
P322220122
P44161264

Final values; rows brighten as each process completes.

◉

Explain

STEP 000t = 0

P1 arrives. P1 dispatched.

RR (q=2): P1 is at the head of the ready queue.

Keyboard

Space / K
Play or pause
← → / J L
Step back / forward
Shift + ← →
Jump 10 steps
Home / End
First / last step
[ ]
Slower / faster
1 – 4
Switch module
?
This panel